# This Page Is Inserted by IFW Operations and is not a part of the Official Record

# **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

# IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

JP59-121876

Japanese Laid-open Patent

Japanese Patent Laid -Open Number: 59-121876

Laid-open Date:

July 14, 1984

Application Number:

Sho 57-227406

Filing Date:

December 28, 1982

## SPECIFICATION

1. Title of the Invention

Glass Substrate for Thin film Device

- 2. Claims
  - 1. A glass substrate for a thin film device, comprising:
- a sheet glass of a low melting point having two faces coated with an insulator having a strain point higher than the strain point of the sheet glass.
- 2. A glass substrate for a thin film device as set forth in claim 1, wherein the insulator is formed at a temperature lower than the strain point of the sheet glass by more than 150  $^{\circ}{\mathbb C}$  .
- 3. A glass substrate for a thin film device as set forth in claim 1, wherein the strain point of the insulator is higher than the strain point of the sheet glass by more than 200  $^{\circ}\mathrm{C}$  .
- 4. A glass substrate for a thin film device as set forth in claim 1, wherein the insulator is  $SiO_2$ ,  $Al_2O_3$ ,  $ThO_2$ , BeO,  $TiO_2$ ,  $Ta_2O_5$ ,  $Y_2O_3$ ,  $ZrO_2$ ,  $Si_3N_4$ , Tan, Bn, or Aln.
- 5. A glass substrate for a thin film device as set forth in claim 1, wherein the insulator has a thickness of 0.5 to 10  $\,\mu.$
- 3. Detailed Description of the Invention [Technical Field to which the Invention Belongs]

The present invention relates to a glass substrate for thin film devices.

[Prior Art Techniques and Problems]

In recent years, thin film devices such as thin film transistors, contact image sensors, solar cells, and electroluminescent devices which use semiconductor thin films of amorphous silicon, polysilicon, CdS, CdSe, ZnS, or the like have been studied and developed.

These devices have various features including low cost, large area, and transparency and often use low-melting-point sheet glass such as

JP59-121876

borosilicate glass. To fabricate these devices, process steps carried out at relatively high temperatures such as formation of semiconductor films, formation of insulating films, and annealing are necessary. Usually, plural mask patterns are used for manufacture of these devices. A mask alignment is performed by making an alignment to a pattern formed by the previous process step. However, the aforementioned thermal process steps are often carried out at temperatures close to the strain point of glass. These process steps deform the glass, causing a misalignment of a pattern formed on the glass. This makes it impossible to make an adjustment with the next mask pattern. This problem becomes more conspicuous with increasing the fineness of the pattern and with increasing the diameter of the glass substrate.

[Object of the Invention]

[Summary of the Invention]

It is an object of the present invention to provide a glass substrate that is free of the foregoing problems with the prior art technique and deforms to a lesser extent during manufacture of thin film devices.

In the present invention, both faces of a low-melting-point glass substrate are coated with an insulator having a high strain point at the temperature generally sufficiently lower than that of glass (i.e., lower than stress in glass weakens rapidly near its strain point, the glass is easily deformed by thermal stress and mechanical stress. The substrate is reinforced by coating both faces with a material that shows strong mechanical strength near the strain point of glass. As a result, deformation is prevented during manufacture of thin film devices.

If both faces are coated at the same time and no stress is applied (e.g., when the glass is taken out), the temperature at which the insulator is applied or deposited can be elevated further. Generally, however, temperatures lower than the above-described temperature are desirable.

#### [Effects of the Invention]

In accordance with the present invention, a semiconductor thin film or an insulating film can be formed or annealing can be carried out even at the temperature near the strain point of glass. Furthermore, an accurate mask alignment can be performed. Better results can be derived by performing the aforementioned process steps at higher temperatures. Therefore, the device characteristics can be improved. If the area of the substrate is increased, the mask alignment is performed with greater difficulty due to deformation of glass. Consequently, the present invention permits adoption of a large-area glass substrate.

JP59-121876

[Embodiment of the Invention]

Figs. 1(a)-1(c) show embodiments of the present invention. In these examples, thin film transistors of amorphous silicon are formed on a glass substrate.

First,  $SiO_2$  12 is deposited to 1  $\mu$  by sputtering on each side of sheet glass 11 consisting of Corning 7059 glass having a diameter of 4 inches and a thickness of 0.8 mm at room temperature. The glass is made of barium borosilicate glass and a strain point of 593%. The conditions are: Ar gas of 3 mm Torr, 300 W, and 50 minutes. Then, Mo is deposited to about 1000 A to form gate electrodes 13a and 13b by DC sputtering. The conditions are: at room temperature, Ar gas of 7 mm Torr, 300 V, 0.2 A, and 10 minutes. A pattern is formed photolithographically. Thereafter,  $SiO_2$  14 is deposited as a gate insulating film to about 3000 A at  $450^{\circ}$ C at room temperature for 5 minutes, using SiH4 + O2 gas by CVD. Then, amorphous silicon is deposited by glow discharge decomposition using SiH4 gas at 1 Torr, 5 W, and a substrate temperature of  $280^{\circ}$  for 40 minutes to form a pattern (15a, 15b). Mo is sputter-deposited on it to 500 Å by the aforementioned method. Aluminum is evaporated to 3000 Å at  $150^{\circ}$ C. Both are patterned as source/drain electrodes 16.

The above-described process sequence is shown in Figs. 2(a)-2(c). An ordinary glass substrate whose both faces are not coated with SiO₂ coated film 12 is warped convexly during a process step of depositing a gate insulating film. It is considered that this warp is created because of the difference in coefficient of expansion since the mechanical strength of the glass is weak while the temperature is being returned to room temperature after formation of the film. On the other hand, in the present invention, warp is prevented, because the glass substrate is reinforced.

Figs. 3(a) and 3(b) show alignment patterns for alignment of pattern of gate Mo 13a, 13b and amorphous silicon 15a, 15b at locations I and II that are spaced from each other by 6 cm at ends of the aforementioned wafer. In the case of the substrate of Fig. 3(a) coated with  $SiO_2$ , almost no misalignment takes place. On the conventional substrate of Fig. 3(b), a large misalignment occurs. Formed patterns of thin film transistors are shown in Figs. 4(a) and 4(b). In the conventional thin film transistor of Fig. 4(b), the gate no longer overlaps the channel due to misalignment between patterns. Hence, the transistors cannot be operated.

Fig. 5 shows the CVD film dependency (the temperature dependency) of the radius of warp of each of the aforementioned two glass substrates when  $\mathrm{SiO_2}$  is deposited to about 3000 Å on each substrate at 450°C by CVD. The solid

27

/081<u>-4</u>6270240.8=

JP59-121876

line indicates the case in which  $\text{SiO}_2$  is sputter-deposited to 1  $\mu$  by the prior art method. The broken line indicates the case in which  $SiO_2$  is sputter-deposited to 1  $\mu$  at room temperature. Where there are no coating film, in the process sequence of Fig. 2(b), 400%, 450%, and 500% on the horizontal axis correspond to pattern misalignments of 2  $\mu$ , 5  $\mu$ , and 12  $\mu$ , respectively. On the other hand, with respect to the glass substrate coated with SiO<sub>2</sub> film, the radius of warp increased by a factor of three or more. That is, warp is decreased.

It is to be noted that the present invention is not limited to the above embodiment. Rather, devices on a glass substrate can be contact image sensors, solar cells, electroluminescent devices, and so on. Generally, insulating films have large Young's modulus and thus are easily deformed. Therefore, especially where an insulating film is formed on a glass substrate, advantages can be obtained. Where polysilicon is deposited at about 500 $^\circ$ C by a normal. method, advantages can be had. In addition, the present invention can be effectively employed to prevent deformation that would normally be caused during annealing. Notice that the film deposited on each side of glass is not limited to SiO2. If a film has a large mechanical strength at a temperature not lower than the strain point of glass, the film can be used. For example,  $Al_2O_3$ ,  $ThO_2$ , BeO,  $TiO_2$ ,  $Ta_2O_5$ ,  $Y_2O_3$ ,  $ZrO_2$ ,  $Si_3N_4$ , Tan, BN, and AlN can be used. Furthermore, the method of forming these films is not limited to sputtering. Evaporation, plasma CVD, and other methods capable of forming films at a temperature sufficiently lower than the strain point of glass may also be 24 employed. With respect to the thickness of a film (a coating film), an insulating film normally used for thin film devices is hundreds of angstroms to 1  $\mu$ . The thickness of a semiconductor thin film is thousands of angstroms to 1  $\mu$ . Therefore, the coating film needs to be at least 0.5  $\mu$  or more. In addition, the thickness is preferably 10  $\mu$  or less on account of the formation time. That is, insulating films and semiconductor films undergo thermal process steps carried out at temperatures that are lower than the strain point of glass by 250 $^{\circ}$  or at a temperature of higher than 150 $^{\circ}$ . The advantages of the present invention can be effectively derived by setting the thickness of the insulating film to more than twice or especially three or more times of the total thickness of these insulating films and semiconductor films.

If the films coated on both surfaces of the glass are different in thickness, non-uniform stress occurs, deforming the glass. Therefore, the coating films in accordance with the present invention are preferably almost identical in thickness.

In the above embodiment, barium borosilicate glass has been described.

/081-462702408=

JP59-121876

Other low-melting-point glasses such as aluminum 1 silicate glass and sodium barium silicate glass may also be used.

It is desirable that the coating insulating films are deposited at a temperature that is lower than the strain point of glass by more than  $150^{\circ}$ C, preferably more than  $250^{\circ}$ C. Where thermal process steps are carried out at temperatures lower than the strain point of glass by 250 °C and especially more than  $150^{\circ}$ C, the present invention produces especially great advantages. Furthermore, it is desired to set the strain point of the deposited insulating films higher than the strain point of glass by more than  $200^{\circ}$ C.

4. Brief Description of the Drawings

Figs. 1(a)-1(c) are cross-sectional views illustrating an embodiment of the present invention;

Figs. 2(a)-2(c) are cross-sectional views illustrating a conventional example;

Figs. 3(a), 3(b), 4(a), and 4(b) are plan views illustrating the effects of the present invention; and

Fig. 5 is a characteristic diagram illustrating the effects of the present invention.

- 11: low-melting-point glass substrate; 12: SiO2 film;
- 13: Mo gate electrode; 14: CVD-deposited SiO2 film;
- 15: amorphous silicon film;
- 16: aluminum electrode for source and drain

Ω

#### (19) 日本国特許庁 (JP)

① 特許出願公開

# ⑩公開特許公報(A)

昭59—121876

Int. Cl.<sup>3</sup>
H 01 L 29/78
21/20

識別記号

庁内整理番号 7377-5F 7739-5F 8122-5F

7021-5F

43公開 昭和59年(1984)7月14日

発明の数 1 審査請求 未請求

(全 5 頁)

### **匈薄膜デバイス用ガラス基板**

27/12

31/02

②特

願 昭57-227406

20出

願 昭57(1982)12月28日

**⑫発** 明

者 池田光志

川崎市幸区小向東芝町1東京芝

浦電気株式会社総合研究所内

⑫発 明 者

鈴木幸治

川崎市幸区小向東芝町1東京芝 浦電気株式会社総合研究所内

#### 70発 明 者 青木寿男

川崎市幸区小向東芝町1東京芝 浦電気株式会社総合研究所内

饱発 明 者 小穴保久

川崎市幸区小向東芝町1東京芝 浦電気株式会社総合研究所内

⑪出 願 人 東京芝浦電気株式会社

川崎市幸区堀川町72番地

砂代 理 人 弁理士 則近憲佑

外1名

#### 

#### 1. 発明の名称

**輝膜デバイス用ガラス基板** 

#### 2 毎許請求の範囲

- (1) 低股点板ガラスの両面が、この板ガラスの 近点より高い歪点を持つ絶縁物により被機されて 成る事を特徴とする溝膜デバイス用ガラス基板。
- (2) 絶縁物が板ガラスの歪点より150 C以上低温で形成されている事を特徴とする前記等許請求の範囲第1項記載の遵膜デバイス用ガラス基板。
- (3) 絶緑物の歪点が板ガラスの歪点より200 で以上高い事を特徴とする前記特許請求の範囲第 1項記載の存賦デバイス用ガラス基板。
- (4) 絶縁物としてSiOz,AZzO,,ThOz,BeO. TiOz,TazOs,YzOs,ZrOz,SizNo,TaN, BN又はALNを用いた事を特徴とする前記等許詢 求の範囲第1項記載の障膜デバイス用ガラス基板。

#### 3. 発明の詳細を説明

[発明の属する技術分野]

本発明は、 輝腹デバイス用ガラス基板に関する。 〔従来技術とその問題点〕

近年、アモルファスシリコン、ポリシリコン、CdS、CdSe、ZnS等を半導体薄膜として用いる薄膜トランシスター、密着センター、太陽電池、エレクトロルミネッセンスデバイス等の薄膜デバイスが研究開発されている。

特問昭59-121876(2)

時等)更に高い温度にする事は可能である。 しか し一般には上記温度以下が好ましい。

#### 〔 発明の効果〕

本発明によれば、たとえガラスの歪点付近の温度にないても半導体神膜の形成、絶嫌膜形成、ク合わせを行なりことが可能となる。又、上記工程は一般にある温になる程良好なものが得られるため、デバイス特性の改善を図ることができる。更に、基板が大面積になると共にガラスの変形により大面積ガラス基板の採用が可能となる。

#### 〔発明の実施例〕

第1図(a)~(c)に本発明の実施例を示す。 ガラス 差板上にアモルファスシリコンの薄膜トランシス タを形成した例である。

先ず、コーニング社の、口径4インチ、厚さ0.8mの7059番の板ガラス11(パリウム 硼硅酸ガラス、歪点593℃)の両面に窒温でスパッターによりSiO212を片面ずつ1μ堆積した。条

パターンの位置がすれるため、次のマスクパターンとの調整が不可能になるという問題点があった。 これはパターンが高精細な程、又ガラス基板が大 口径になる程顕著となる。

#### 〔発明の目的〕

本発明は上述した従来の問題点を解決し、薄膜デバイス製作時に変形の少ないガラス基板を提供することを目的とするものである。

#### [発明の概要]

絶縁物の破損温度は、両面同時に破倒し、しか も応力がかからない状態であれば(例えば取出し

第2図(a)~(c)化上記工程に対応して示す如く、 両面にSi〇、世復暦12のない通常のガラス基板 では、ゲート絶縁膜の被着工程で凸状に反る。と れは、興形成後それを室温に戻す途中においてガ ラスの機械的強度が弱い為に膨脹係数の相違によ り生じたものと考えられる。これに対し本発明で はガラス基板が強化されているので反りが防止される。

第3図(a)(b)は、上記ウエーハーの端部の互いに6 m離れた場所 I、IIにおけるゲートMo13a、13 bのパターンとアモルファスシリコン15a、15 bの合わせパターンを示す。第3図(a)のSiOa被の基板では全んどメレが生じている。第4図(a)(b)に形成した輝旗トランシスターでは、パターンずれによりゲートとチャンネルの重なりがなくなりトランシスターとしての動作が不可能となっている。

第 5 図に上記 2 種類のガラス基板上に 4 5 0 での C V D 法で S i O を約 3 0 0 0 Å 堆積した場合の 遊板の反りの半径の C V D 膜依存性(温度依存性)を示す。 実験は従来法、 破験は常温で 1 μの S i O をスペッター 被殺したものである。 被領膜のないものでは第 2 図 (b) の工程に対応させると、 機働の 4 0 0 , 4 5 0 , 5 0 0 では、 夫々 2 μ , 5 μ ,

特開昭59-121876 (3)

用いられる絶録膜の厚さは数百Å~1μ、半導体 薄膜の厚さは数千Å~1μであるので被覆膜は少 なくとも 0.5μ以上必要である。又、形成時間か 510μ以下が好ましい。即ち、被覆絶縁膜上に 形成するガラスの歪点下 250 ℃又は 150 ℃よ り高い熱工程が加わる絶縁膜や半導体膜の合計厚 さの 2 倍以上特に 3 倍以上とするのが本発明の効果を得る上で好ましい。

尚、被發展の厚さがガラスの両面で異なると、不均等な応力が発生しガラスの変形が生ずるため、本発明の被複膜の厚さはほぼ等しい事が望ましい。上記実施例ではパリウム 硼硅 設ガラスについて述べたが、その他アルミ 1 硅酸 ガラスやソーダバリウム 強酸ガラス等の低敏点ガラスでも良い。

又、被潛絶縁題はガラスの歪点よりも150℃以上、好ましくは250℃以上低い温度で被潛する事が良い。又、ガラスの歪点下250℃、特に150℃より高い温度の熱工程が加わる場合に本発明の効果は大きいものである。又、被發絶緩度の歪点はガラスの歪点より200℃以上高くする

1 2 μのパターンズレに相当する。とれに対しSi Oz被優膜付のガラス基板では反りの半径が 3 倍以 上も大きくなり、即ち反りが少なくなっている。

本発明は上記突施例に限られるものではなく、 ガラス基板上のデバイスは密着センサー、太陽電 池、エレクトロルミネッセンスデバイス等に適用 **することが出来る。一般に絶縁膜のヤング室は大** きく変形を生じ易いため、特に絶縁膜をガラス落 板上に形成する時に有用である。又、ポリシリコ ンは、500℃程度で通常被発がその場合にも有 効である。又、本発明はアニール時に生じ易い基 板の変形に対しても有効である。又、ガラスの両 面に被覆する腹は、SiOzに限らずガラスの歪点 以上でも機械的強度の大きな膜であれば良い。例 えばAL,O,、ThO,,BeO,TiO,,Ta,O,,Y, O<sub>3</sub> 、ZrO<sub>2</sub> 、Si, N<sub>4</sub> 、TaN, BN, ALN等を使用 **する事ができる。また、これらの段の形成方法は** スパッターに限らずカラスの歪点より十分低い温 皮で形成できる蒸港、プラズマCVD等でもよい。. 又、被膜(被羧膜)の厚さは通常海膜デバイスに

事が好ましい。

#### 4. 図面の簡単な説明


第1図(a)~(c) は本発明の実施例を説明する為の 断面図、第2図(a)~(c) は従来例を説明する為の断 面図、第3図(a) (b) 及び第4図(a) (b) は夫々本発明の 効果を説明する為の平面図、第5図は本発明の効 果を説明する特性図である。


図に於いて、

I 1 … 低融点ガラス落板、1 2 … Si O<sub>2</sub> 膜、 1 3 … Mo ゲート電極、1 4 … C V D Si O<sub>2</sub> 膜、 1 5 … アモルファスシリコン膜、1 6 … ソース・ ドレイン用アルミ電極。

代理人 弁理士 則 近 疲 佑(他1名)

## 特開昭59-121876 (**4**)





华5国

500 · C

450

堆積時 1温度

400

特周昭59-121876 (5)

手 祝 補 正 啓(方式)

昭和 年 月 E 53、4.21

特許庁長官 雕

- 事件の表示昭和57年等顧第227406号
- 2. 発明の名称 輝腹デバイス用ガラス装板
- 3. 補正をする者 事件との関係 特許出題人 (307) 東京芝補電気株式会社
- 4. 代 理 人 〒100 東京都千代田区内罕町1-1-6 東京芝浦電気株式会社東京事務所内 (7317) 弁理士 則近 窓 佑
- 5. 補正命令の日付昭和58年3月29日(発送日)
- 6. 補正の対象 明 細 等

福正の内容 明細母の浄哲(内容に変更なし) 以上

-363-